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Abstract—Polar modulated RF amplifiers have the potential to
enhance efficiency while achieving sufficient linearity for a signal
having non-constant envelope. However, switching modulators
used in such architectures to generate the envelope signal are
difficult to implement because of the high bandwidth and low
switching ripple requirement, while achieving high efficiency even
at large power back-off. This paper presents a wideband supply
modulator for a 20 MHz RF bandwidth polar modulated PA.
Realized in 65 nm CMOS, it consists of a cascoded nested Miller
compensated linear amplifier and a class D switching amplifier.
The class-AB linear amplifier with cascoded Miller compensation
in the modulator reduces the output switching ripple to 4.3 mVrms
at a switching frequency of 118 MHz. With an optimized design
the modulator achieves a maximum efficiency of 87.5% and a
small signal 3 dB bandwidth of 285 MHz. At 10 dB back-off
the efficiency is more than 40%. The modulator can deliver
22.7 dBm output power to a 5.3   load. It satisfies the linearity
requirement of IEEE 802.11g WLAN signal when tested in a real
polar modulated amplifier.
Index Terms—Cascoded nested Miller, CMOS, polar transmit-
ters, power amplifier, RF, supply modulator.
I. INTRODUCTION
T HE rapid increase in demand for high data-rates hasled modern wireless standards to use spectrally efficient
complex modulation schemes and multiple carriers that contain
information both in amplitude and phase. The modulated RF
signal in such system has a variable envelope with high peak to
average power ratio (PAPR) thus requiring linear amplification
in the transmitter path. Table I shows the PAPR and channel
bandwidth for a number of widely used standards. The PAPR
can be as high as 10 dB in the case of WLAN signals. Ampli-
fying those signals using a conventional linear Power Amplifier
(PA) can satisfy the linearity requirement but suffers from poor
efficiency because these PAs inherently operate far below their
saturated output power level where the efficiency is maximum.
Polar modulation transmitter architectures [1], where a phase
modulated signal with constant envelope is amplified by a
non-linear PA and the amplitude information is restored via its
power supply modulation as shown in Fig. 1, have the potential
to enhance the efficiency while achieving sufficient linearity.
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TABLE I
MODERN STANDARDS DEMANDING A HIGH PEAK
TO AVERAGE POWER RATIO (PAPR)
Fig. 1. Polar modulated transmitter architecture.
State-of-the-art implementations [2]–[5] of supply modulators
are reported either only for standards with at most a few MHz
of signal bandwidth, due to some strong requirements in the
supply modulator to satisfy the spectral mask, or for envelope
tracking systems [6] where the ripple and accuracy of the
modulator is less important. Efficient supply modulation is also
reported for a hybrid polar and envelope tracking amplifiers
[7], but the spectral mask compliance is unclear. The major
requirements of the supply modulator used in a polar modu-
lation architecture are large bandwidth, low switching ripple
and small differential delay between envelope and phase paths.
This paper presents a supply modulator, consisting of a 3-stage
cascoded nested Miller compensated linear amplifier and a
class D switching amplifier, for a 20 MHz signal bandwidth
polar modulated PA [8]. The bandwidth is verified by satisfying
the linearity requirements for a IEEE 802.11g 64QAM OFDM
signal, when the presented modulator is tested in a real polar
modulated transmitter. Fabricated in a 65 nm CMOS process, it
achieves a peak efficiency of 87.5% and a small signal 3 dB
bandwidth of 285 MHz.
0018-9200/$25.00 © 2009 IEEE
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Fig. 2. Simulated EVM versus modulator bandwidth for WLAN IEEE 802.11g
OFDM signal.
The remainder of this paper is organized as follows. Section II
elaborates on the challenges of modulators used in polar modu-
lated amplifier. In Section III, a detailed overview of the opera-
tion is then given. The design and implementation of the wide-
band modulator in CMOS is discussed in Section IV. Section V
presents the measurement results obtained for the prototype and
finally, conclusions are drawn in Section VI. Compared to [8],
this paper presents a detailed theoretical analysis and derives
critical parameters for the design with an extensive discussion
on design choices.
II. CHALLENGES OF MODULATOR
The signal representing the envelope of a complex modulated
RF signal has a much higher bandwidth than the bandwidth of
the rf signal itself [9]. For example, consider a two tone signal
with carrier frequency, and modulation frequency :
(1)
The signal has the RF signal bandwidth of . But
the envelope of , , contains the frequency compo-
nents at dc, , etc. Since a typical mod-
ulator has a first-order low-pass frequency response in its mod-
ulation frequency band, the bandwidth of the modulator used in
a polar transmitter should be at least 5 or 6 times higher than the
signal bandwidth to avoid significant distortion. Fig. 2 shows the
effect of modulator bandwidth on EVM for the IEEE 802.11g
WLAN OFDM signal considering all other components in the
polar modulator system ideal. The distortion in this case is con-
tributed only by the modulator having a first-order low-pass fre-
quency response. EVM deteriorates rapidly as the modulator
bandwidth decreased below about 100 MHz.
Since any switching noise in the supply modulator will ap-
pear directly at the antenna, it should be small enough to sat-
isfy the spurious emission requirements. This requirement can
be relaxed by the use of envelope tracking, where the PA supply
voltage only tracks the envelope. However it uses a less efficient
linear RF amplifier whereas polar modulation uses a saturated
Fig. 3. Simulated EVM versus differential delay between envelope and phase
paths for WLAN IEEE 802.11g OFDM signal.
Fig. 4. Schematic of the Modulator combining linear and switching amplifier.
amplifier, which has a higher efficiency. Differential delay be-
tween envelope and phase paths is another problem. A conven-
tional buck converter for the supply modulator suffers from a
large delay compared to the phase path because of the output
filter. Also, effects of delay mismatch are worse for standards
with a large RF bandwidth. Fig. 3 shows the effect of delay
mismatch on EVM of a IEEE 802.11g WLAN OFDM signal
considering that distortion is only contributed by the delay mis-
match. Even for 1 ns of delay mismatch, EVM gets worse by
more than 1.2%. This is a significant proportion of the max-
imum allowed EVM of 5.6% for IEEE 802.11g, when the dis-
tortion contribution by various sources like AM-PM/AM-AM
conversion of the RF PA, band limitation of the modulator and
a baseband signal generator, memory effects in PA drivers, etc.,
are added.
III. OVERVIEW OF THE OPERATION
Fig. 4 shows the architecture of the modulator comprising of
a self-oscillating parallel linear and switching amplifier [2], [5],
[7], [8], [10]. The linear amplifier (AB) takes care of the linearity
while the switching amplifier (D) supplies most of the current
ensuring high efficiency. The amplifier AB is used in feedback
mode not only to reproduce the input envelope with low dis-
tortion but also to attenuate the switching ripple of switching
amplifier D. The control signal for the switching part is de-
rived by copying the output current of AB and comparing it
with a threshold level using a hysteretic comparator as shown in
Fig. 5. When switch is closed, and is open, the cur-
rent through increases linearly with time and the unwanted
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Fig. 5. Schematic of sense and control circuit.
Fig. 6. Current supplied by AB and D amplifier to the load.
part of the load current flows into AB. When this current exceeds
a certain threshold value is opened, and is closed.
Then the current through decreases and so on. Since the cur-
rent through AB oscillates between two small threshold currents
the power dissipation in the linear part is small, while switching
part D delivers most of the load current and the AB-D system is
self-oscillating with a frequency inversely proportional to hys-
teresis. Fig. 6 shows the output current supplied to the PA,
and the currents supplied by the class D and AB amplifiers for
a full wave rectified signal of 10 MHz sine-wave input voltage
of 0.5 and a load resistance of 5.3 . This value of load
resistance is chosen considering the design for IEEE 802.11g
WLAN OFDM signal applications and the reason is as follows:
To have a 12 dBm average output power for the WLAN signal at
the antenna, the peak RF output power should be about 21 dBm
considering 10 dB PAPR and 1 dB clip. If we assume the RF PA
has 50% efficiency then the supply modulator should be able to
supply about 250 mW peak power. This means the equivalent
load resistance of the modulator is about 5.3 when the supply
modulator reaches the maximum output voltage of 1.15 V from
a 1.2 V supply.
A. Switching Frequency
If the thresholds current of AB are and , then the
oscillation frequency as derived in [10] is given by
(2)
where is the load seen from the supply side, and is the
time-dependent envelope voltage or the supply voltage for the
RF PA.
The switching frequency depends on the choice of and
. It also varies with the envelope voltage and/or its slope. The
switching frequency is the highest when the envelope voltage is
dc with a magnitude of .
This maximum switching frequency is given by
(3)
The design of the modulator can be optimized to tune a fre-
quency band of spurious to areas in the spectrum where the re-
quirements are less stringent.
B. Dissipation
The choice of depends primarily on the envelope band-
width and power dissipation in the linear amplifier. When
is chosen large, the switching amplifier cannot deliver a large
current at high frequencies, so the linear amplifier has to deliver
the remaining part leading to a higher dissipation. Similarly a
low value of will result in a high power bandwidth of the
class D amplifier, but also in a high switching frequency. A high
switching frequency means a high switching loss in the class D
amplifier. For a compact design, the resistive power dissipation
in is also significant. So the choice of also depends on its
series resistance. When is chosen large, the series resistance
also gets larger, and so will the dissipation.
The choice of depends on the power dissipation in AB
and D. When is chosen large, the dissipation in AB in-
creases. Similarly when is chosen small, the switching fre-
quency becomes high which results in high switching losses.
C. Switching Residue
The choice of and also has consequences on the
switching residue. Because of the low frequency pole, the loop
gain of AB has a first-order behavior. So for frequencies higher
than the pole frequency, the loop gain will have a first-order roll
off, which leads to an apparent inductive output impedance.
The amount of switching residue suppressed by the combined
amplifier is compared to the full supply swing of D
alone. So should be chosen large and AB should have low
to achieve low switching ripple. However, the design of a
class AB amplifier with low is quite challenging because
it requires much loop-gain at high frequencies, giving rise to
stability issues.
D. Efficiency Optimization and WLAN Signal Statistics
Since the switching frequency also depends on the instanta-
neous envelope voltage and its slew rate, the choice of and
as discussed in Section III-B for the optimum efficiency of
the modulator is complicated. It has to be noted that the optimum
and is valid for only one value of envelope voltage and
slew rate.
Let us consider the case where the envelope is dc. In this case
AB is supplying only the switching ripple current. Assuming
that the class AB amplifier is ideal and its dissipation is only
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in the output stage, the dissipation in AB due to this switching
current is given by
(4)
Assuming that the series resistance of the coil varies propor-
tionally to the inductance, the power dissipation in the coil is
given by
(5)
where is the resistance per Henry of inductance, and I is the
average output current of D.
The output node of the class D amplifier has a parasitic capac-
itance. A square voltage wave across this capacitance results in
capacitive dissipation which is proportional to the switching fre-
quency. However for each switching frequency the size of the
power stage of D can be optimized such that the resistive and
capacitive dissipation become equal. So for an optimally sized
output stage, the dissipation of D is given by
(6)
where is the equivalent on-resistance and is the total
equivalent capacitance of the output stage of D, which will be
further discussed in Section IV-B.
The sum of power dissipation of AB, D and coil from (3), (4),
(5) and (6) are given by
(7)
where , the amplitude as a fraction of .
The optimum values of and that minimize the total
power dissipation can be found by setting the first partial
derivative of (7) to zero ( and )
(8)
(9)
Equations (8) and (9) are derived for a DC envelope signal.
Now we have to investigate whether (8) and (9) are valid for
a true WLAN OFDM signal. Fig. 7(a) shows the simulated
spectrum of the amplitude of the IEEE 802.11g WLAN OFDM
signal. For this envelope signal most of the energy is at dc as
shown in Fig. 7(b). Simulation result shows that more than
75% of the energy is concentrated between DC and 250 kHz.
This suggests that, for high switching frequencies, the effect
of envelope slewing can be neglected as far as efficiency is
concerned. In other words, (8) and (9) can be used to get a first
estimation of and for the optimum efficiency.
In case of hard switching of D, we get
for 65 nm CMOS using minimal channel length tran-
sistors. For mA and and ,
5 m nH, optimum efficiency is obtained when mA
and nH from (8) and (9). However, the resulting
switching frequency is about 281 MHz. At this frequency it is
very hard to achieve enough loop gain for low of AB as
discussed in Section III-C. So the switching frequency has to
Fig. 7. (a) Spectrum of WLAN 802.11g OFDM signal envelope (amplitude).
(b) Detailed spectrum around DC.
be decreased. Since we prefer to have a small inductor value
for a large power bandwidth of D and compactness, and
is chosen 80 nH and 15 mA, respectively. The corre-
sponding switching frequency is 125 MHz for a dc envelope.
The average switching frequency is expected to be less for the
WLAN OFDM signal, when the effect of high frequency con-
tent included.
IV. CIRCUIT IMPLEMENTATION
A. Class AB Amplifier
Since the amount of switching residue generated by the
combined amplifier depends on the inductor and on the
output impedance of amplifier AB, AB should have a low
output impedance at the switching frequency to suppress the
switching noise of amplifier D which could directly affect the
output PA spectrum. Also, the bandwidth of the modulator
should be several times higher than the signal bandwidth to
avoid distortion since the input envelope bandwidth is much
higher than the signal bandwidth.
The output impedance of AB and the output inductor form
a voltage divider network for the switching signal of D. The
ripple voltage can be calculated by multiplying and
(the output impedance of AB) or from with respect
to the full supply swing of D alone. With a maximum switching
frequency of 125 MHz, the main frequency band of spurs falls
outside the 2.4–2.4835 GHz ISM band when the modulator is
used for a IEEE 802.11g WLAN signal. The maximum allow-
able spurious emission in this case is 41.25 dBm/MHz ac-
cording to FCC 15.205 rules, which is the most restrictive in
the concerned band. Since the switching frequency is varying
with the envelope voltage, the peak spectral power density of
the switching spurs is the most concerned parameter for emis-
sion requirements. Although it is difficult to calculate the peak
spectral power density because of its dependence on the statis-
tics of the signal, we take the pessimistic case and simplify for
ripple requirements. The worst case ripple is at .
For an average output power of 12 dBm or 0.55 dBm/MHz,
the peak output power is 21 dBm considering 10 dB PAPR
and 1 dB clipping. So, approximately 43.7 dB of ripple sup-
pression is required to have less than
49.7 dBc or 41.25 dBm/MHz of spurious emission for the
peak output power of 21 dBm assuming that the saturated PA
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Fig. 8. Cascoded nested Miller compensated class AB amplifier.
has a conversion gain of 1 from its supply to its output. This
implies that the fundamental component of the ripple should be
smaller than 7.83 mV or 5.54 mV which corresponds to
the output impedance of about 644 m at 125 MHz.
To meet these very demanding requirements we used a
three-stage cascoded nested Miller compensated amplifier with
rail-to-rail input and output as a linear amplifier AB as shown
in Fig. 8. The input stage was designed to have rail-to-rail input
and output swing. A folded cascode configuration with comple-
mentary nMOS and pMOS input pairs are used such that when
the input reaches to one of the supply rail, one of the pair stays
active. These input pairs are loaded with folded cascode instead
of current mirrors to ensure rail to rail output. When common
mode of the input is at midsupply, the total transconductance of
the input stage is twice that of either the nMOS or the pMOS
pair alone. Thus, the input transconductance is subject to 2:1
swings over the course of normal operation. Though several
techniques are proposed in the literatures to make this gm
variation constant, for our application it is not necessary to
compensate because it will just result two times variation in
output resistance which is tolerable. The intermediate stage
is similar to the input stage and has a rail-to-rail input/output
capability. The floating current source at the output of this stage
is used to set the Quiescent-point for the class AB output stage.
An inverter configuration is used for the output stage in order
to have rail to rail output.
The cascode configuration is obtained by connecting an outer
Miller capacitor to the source of the cascode transistor of
the first stage [11]. With simpler Miller, the Miller feedback to
the actual gain node gives the maximum feedback factor of 1.
With cascoded Miller, the cascode transistor buffers the Miller
capacitor current and feeds this current into equivalent capacitor
at the gain node, which converts it back to a voltage. So
when , the maximum feedback factor can be larger
(than 1) by a factor . This in turn shifts the output pole
of the cascoded Miller compensated amplifier to a frequency
which is a factor larger than the output pole of an am-
plifier with simple Miller compensation. This permits a higher
unity gain frequency and decreases the output impedance of the
Fig. 9. Class D amplifier.
amplifier. The resulting amplifier has a unity gain frequency
of 340 MHz with load, which is almost 3 times
higher than a simple nested Miller compensated amplifier with
the same power consumption. The simulated output impedance
of the class AB amplifier is about 0.42 at 125 MHz which is
about 3 times lower and within our requirement. The cascoded
Miller loop also introduces a second non-dominant pole which
occurs due to the finite source impedance of the cascode tran-
sistor. However this pole can be placed far from the unity gain
frequency to avoid stability problems.
B. Class D Amplifier
The class D amplifier is simply a chain of inverters as shown
in Fig 9. The conduction loss of the output stage is
(10)
where and are the switch resistance of pMOS and
nMOS respectively and D is the duty cycle.
The switching loss of the output stage is
(11)
Here, represents the total equivalent capacitances of the
output stage that contributes to the switching loss. is propor-
tional while is inversely proportional to the area of the same
length transistors. Considering main losses are in the conduction
and switchings, the optimum area that minimizes can
be found by setting the first derivative to zero. This leads to (6)
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Fig. 10. Sense and control circuit.
Fig. 11. The Class E power amplifier.
for the optimized area. This way, the sum of switching and con-
duction loss is minimized by proper dimensioning of the nMOS
and pMOS transistors for 90 mA of output current, leading to
W/L of 9 k/0.06 (PMOS) and 3 k/0.06 (NMOS) for the power
transistors at a switching frequency of 100 MHz. This optimiza-
tion was done at the 6 dB back-off power level (at ).
The reason is as follows. The WLAN OFDM signal has the
highest probability density at 10 dB below the peak power.
At 8 dB below the peak power, the probability density is still
comparable. Obviously, efficiency matters most at high power
and high probability density region, so in the later case. More-
over in practice, it is possible to clip 1–2 dB while still satis-
fying the linearity requirements. So we choose to optimize at
6 dB below peak power.
The size of the driver is chosen such that the total loss in the
power and driver stage is minimized. The driver transistors are
7.5 times smaller.
C. Sense and Control Circuit
Fig. 10 shows the current sense and control circuit consisting
of a hysteretic comparator. Main function of this circuit is to
measure the current supplied by AB and generate a control
signal with hysteresis for D. The control signal should be as
follows: when the current supplied by AB exceeds a certain
threshold current , D should be turned ‘on’. Similarly when
the current supplied by AB reaches a lower threshold current
, D should be turned ‘off’.
The circuit in Fig. 10 is based on the current comparison
through simple current mirrors. Scaled copies of the current of
the output transistors of AB are made via M1 and M2 and the
difference current , which is proportional to the output
current of AB, is flowing through M3. The currents through M3
and M5 are compared via its matched pairs M4 and M6. Current
through M5 depends upon the threshold levels. The output of
M4 and M6 drives an inverter (M11 and M12) and also controls
the differential switching stage (M7 and M8) via this inverter
providing a regenerative feedback loop. The hysteresis current
of the sensing circuit is set by and the lower threshold cur-
rent is set by . One disadvantage of this sense and control
circuit is its inability to sense the output current of AB accu-
rately when the output transistor of AB enters its linear region.
This results in a shift of threshold current of the sensing circuit
while AB is out of saturation. However, this threshold current
shift is mostly compensated by the reduction in switching fre-
quency caused by being close to the supply rails. It will not in-
crease the power dissipation of AB significantly.
D. Class E RF Power Amplifier
Fig. 11 shows a three-stage differential class E power am-
plifier with a matching network operating at 2.4 GHz. A fully
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differential topology is used to alleviate the substrate coupling
problem and to boost the gain [12]. The matching network con-
sists of a tuned LC network, which matches each output of the
differential circuit to a 50 port. It also consists of a Lattice type
LC-balun for converting the differential PA output into a single
ended signal. The class E power amplifier is also partially com-
pensated for AM-PM conversion. One main source of AM-PM
distortion in Class E PA’s is the nonlinear drain-bulk junction
capacitance of the output transistor. As the supply voltage is
reduced the drain bulk capacitance will increase which
causes the phase of the output RF signal to change. We used a
simple way to partially compensate this distortion by replacing
the shunt capacitor of the class E PA across the drain-source with
a nonlinear gate capacitor as shown in Fig. 11. As opposed
to , decreases with the supply voltage. The width of the
transistor can be chosen such that the combination works as a
linear capacitor for a large part of the supply voltage range, at
the same time satisfying the zero voltage switching (ZVS) con-
dition needed for the class E amplifier. Although only partial
compensation of AM-PM conversion is possible with this tech-
nique, it does not require any extra circuitry. Furthermore,
and have very different characteristics over process, voltage
and temperature variations. So the reduction in AM-PM distor-
tion is limited. Thick oxide transistors are used in the class E PA
design—including the MOSCAPs—to handle the large swing at
the drain of the transistors.
The value of the RF choke (‘L’ in Fig. 11) is extremely impor-
tant for the supply modulated PA, unlike for fixed supply PA’s.
L should be high enough for RF isolation and low enough to
provide sufficient bandwidth for the supply modulation as the
envelope bandwidth is high. The RF choke of 8 nH is chosen to
satisfy these requirements. Band limitation by L could directly
influence the linearity of the whole PA system.
V. MEASUREMENT RESULTS
The demonstrator chip was fabricated in a 65 nm CMOS
process. Fig 12 shows the chip micrograph with a total chip
area of 1.1 1.2 mm . The active area of the modulator is
0.1043 mm . The chip also contains the class E RF PA to
demonstrate the modulator performance in a real polar modu-
lated system. The output matching network, an LC balun and
other passive components are off-chip on a laminate module as
shown in Fig. 13.
The output inductor of the modulator in Fig. 6 is 80 nH
(SMD 0603), off-chip. Fig. 14 shows the measured DC effi-
ciency performance of the supply modulator with respect to its
output power with a supply voltage of 1.2 V and a 5.3 load
instead of class E PA. It delivers a 22.7 dBm of peak output
power with a peak efficiency of 87.5%. The efficiency stays
above 40% with 10 dB of output power back-off. When com-
pared to the measured efficiency of the stand-alone AB ampli-
fier for the same 10 dB of output power back-off, the presented
modulator shows an efficiency that is almost double as high.
The non-monotonic increase in efficiency curve at high output
power (21.8 dBm and higher) is because the class D amplifier
stops switching. This prevents switching loss and hence the ef-
ficiency increases.
Fig. 12. Micrograph of the chip.
Fig. 13. Demonstrator chip on laminate module.
Fig. 14. Measured efficiency performance of the supply modulator.
Fig. 15 shows the measured and simulated output impedance
of the amplifier AB at . The measured output
impedance is below 0.21 up to 50 MHz frequency. At
100 MHz the output impedance is 0.5 . Fig 16(a) shows the
switching voltage ripple for a dc input voltage. The switching
ripple is 4.3 mVrms at the switching frequency of 118 MHz,
which meets our requirement of less than 5.54 mV .
The amplitude of a IEEE 802.11g WLAN signal is applied to
the modulator with a 5.3 load. Fig. 16(b) shows the superim-
posed input and output waveforms. The measured small signal
( 3 dB) bandwidth of the modulator is 285 MHz and the power
bandwidth, the bandwidth over which an amplifier can deliver
at least half of its maximum output power, is 45 MHz.
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Fig. 15. Measured and simulated output impedance of AB at      .
Fig. 16. a) Time domain waveform showing the switching ripple b) Superim-
posed input and output waveforms of the modulator for the amplitude of the
IEEE 802.11g WLAN signal.
These measurements suggest that the modulator is good
enough to use for WLAN purposes. In contrast with other
publications, we think the only way to show that a supply
modulator is really good enough is to feed it with the actual
WLAN signal, connect it to an RF PA and observe the output
spectrum. Two synchronized vector signal generators were
used to digitally decompose the IEEE 802.11g WLAN OFDM
signal with random data into phase and amplitude and to
convert the phase signal to the desired RF output. The static
time misalignment between the amplitude and the phase path
is adjusted through software. Fig 17(a) shows the measured
output spectrum. We see that the spectral mask is satisfied,
even including all non-idealities of the RF PA. Fig. 17(b)
shows the constellation. The measured EVM is 26.1 dB for
54 Mb/s data rate. Fig. 18 shows the output spectrum for a
larger frequency band of 1.5 GHz. This figure mainly shows the
switching noise at the output spectrum. The switching noise is
Fig. 17. Measured (a) output spectrum of the modulator with class E PA and
(b) constellation with IEEE 802.11g spectral mask.
Fig. 18. Output spectrum for wider band (1.5 GHz).
less than 42.5 dBm/MHz at full output power, satisfying the
FCC, ETSI and ARIB rules for spurious emissions.
VI. CONCLUSION
A supply modulator for polar modulation applications has
been presented that has a much larger bandwidth than previ-
ously reported in literature while achieving a peak efficiency of
87.5%. At 10 dB back-off the efficiency is more than 40%. It
satisfies the bandwidth and linearity requirement of the IEEE
802.11g WLAN signal when tested in a real polar modulated
amplifier. The topology of the modulator is a parallel AB and
D amplifier. The class AB amplifier has a cascoded nested
Miller topology which allows the switching ripple to be as low
as 4.3 mV at a switching frequency of 118 MHz. The ripple
is less than 42.5 dBm/MHz in the output spectrum, satisfying
the spurious emission requirements.
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